ABSTRACT A novel pole-tuning technique with T-type network for interstage bandwidth extension is proposed in this paper. By exploiting the proposed technique in interstage of amplifiers, the transfer function of each stage exhibits two dominant poles, achieving a flat gain-frequency response over an ultrawide bandwidth. For verification, a four-stage amplifier based on the pole-tuning technique with T-type network has been designed and implemented in a 65-nm bulk CMOS technology. The fabricated prototype achieves a peak gain of 9.5 dB at 122 GHz with a 3-dB bandwidth of more than 26 GHz and a fractional bandwidth of larger than 21.3%, while consuming a dc power of 62 mW. At the operating frequency of 125 GHz, the saturation output power and the output P 1 dB are 8.6 and 4.6 dBm, respectively. The chip occupies a small silicon area of 0.27 mm 2 including all testing pads with a core size of only 0.105 mm 2 . The proposed amplifier is suitable for short-distance data center communication as one of the key building blocks.
I. INTRODUCTION
In recent years, various CMOS amplifiers operating in the frequency range exceeding 100 GHz [1] - [19] , have been successfully demonstrated for extremely high data rate wireless communications, and the achieved data rate is around 10 to 20 Gbps for short distance data center applications [20] - [24] . Containing great spectrum resources from 110 to 170 GHz, D-band spectrum is ideally suitable for short-range and high-speed wireless systems at much lower atmospheric attenuation levels than those encountered in the currently popular 60-GHz band and W-band. In order to achieve data rate communications of tens of Gbps or higher, the high order modulation schemes such as quadrature amplitude modulation (QAM) [20] or quadrature phase-shift keying (QPSK) [21] - [23] are adopted for the advanced wireless systems. However, even though higher modulation scheme can be used, the availability of a wide system bandwidth is the key to obtain huge capacity and data rates. As one of the crucial building blocks of high speed wireless systems, the amplifier must provide an extremely wide bandwidth. Therefore, broadband amplifiers are tremendously desired in these systems.
However, it is very challenging to design the widebandwidth amplifier to operate at frequencies beyond 100 GHz using CMOS technology, due to the limitation of the cutoff frequency f T of the transistors, the significant loss of silicon substrate, and the large parasitic effects, which seriously deteriorate the amplifier performance, especially gain and bandwidth. Various techniques are employed to mitigate these drawbacks. For example, capacitive crosscoupling neutralization technique [3] , magnetic-coupled feedback embedded network [4] , gain-boosting [5] , interstage impedance network with T-type [8] , and conjugate matching [11] , are used for promoting the gain performance. In the literature, there are some bandwidth extension techniques demonstrated for CMOS amplifiers operating over 100 GHz. A D-band amplifier achieves a 3-dB bandwidth of 11 GHz with a peak gain of 13.8 dB using the dual-frequency interstage matching technique [1] . A 110-180 GHz broadband amplifier with 10 dB small signal gain is developed by the impedance transformation technique [9] , but existing a large gain ripple of 9 dB inside band. In [2] , [7] , [10] , [13] , [15] , and [16] , the interstage matching technique based on transmission line (TL) are employed to broaden the bandwidth. They achieve the 3-dB bandwidth of 17 GHz [2], 13 GHz [7] , 27 GHz [10], 20.4 GHz [13] , 13-GHz [15] , and over 20 GHz [16] respectively; however, these amplifiers use a la rge number of TLs, which occupy large silicon area and lead to higher fabrication cost. Besides, transformer is extensively used for the design of wideband amplifiers [17] - [19] . However, the transformer will cause large insertion loss at operating frequencies above 100 GHz due to its inherent low-quality factor in CMOS process. Although the aforementioned bandwidth extension techniques can extend the bandwidth of CMOS amplifiers to some extent, new techniques that can expand extremely the bandwidth and maintain the available gain are still greatly desired.
In this paper, a pole-tuning technique with T-type network for interstage bandwidth extension is proposed and verified experimentally. Amplifiers operating above 100 GHz are typically employed multistage topology to achieve the available gain performance. The resulting multistage interstage match dominates the amplifier's overall gain and bandwidth performance. By exploiting the proposed technique in interstage of amplifiers, the transfer function of each stage exhibits two dominant poles. The 3-dB bandwidth of the amplifier is greatly extended without deteriorating the available gain by tuning the relative locus between two dominant poles. The proposed design technique is demonstrated in a D-band amplifier using 65-nm bulk CMOS technology. The paper is organized as follows. In Section II, The proposed bandwidth extension technique is described in detailed. Section III presents the circuit implementation of the D-band amplifier adopting the proposed technique. The measurement results that verify the design technique are discussed in Section IV. Finally, the paper is concluded in Section V.
II. THE POLE-TUNING TECHNIQUE WITH T-TYPE NETWORK
At low frequencies, a small-signal equivalent circuit model significantly reduces simulation time compared with the physical model which is simulated by the electromagnetic (EM) field simulator, employing analysis based a small-signal equivalent circuit can rapidly optimize the circuit performance including the gain-frequency response. However, at millimeter-wave (mm-wave) frequencies and above, parasitic effects have serious substantial influences on the frequency response; parasitic capacitances, inductances, and resistances must be taken into consideration. These parasitic components will introduce additional poles and zeros. The poles and zeros distributions dominate the amplifier's frequency response [25] . Fig. 1 shows the schematic and simplified small-signal equivalent circuit of a common source (CS) amplifier with T-type network. The T-type network that is composed of a shunt peaking inductor L 2 and the double-series peaking inductors L 1 & L 3 , can serve as the function of a transformer, as shown in Fig. 2 . Ignoring the gate resistor r g1 and the channel modulation resistor r o1 , the gainfrequency response of the CS amplifier can be calculated approximately as
Where
Where g m1 and C gd1 are the transconductance and gateto-drain parasitic capacitance of transistor M 1 , respectively. According to (1) , it can estimate that the CS amplifier may have five poles and two zeros; however, the main poles that dominate the gain-frequency response are very hard to be numerically solved because of the existence of complicated high-order polynomials in the equation. Therefore, the analytical method based-equation is too complicated to reveal the poles and zeros behavior in the frequency response. Instead, the pole-zero distribution plot of transfer function [25] , [26] is employed to graphically analyze the effects on frequency response of the amplifier due to the changing of the pole positions.
The poles and zeros of the CS amplifier with T-type network are plotted in Fig. 3 . Note that the poles and zeros far away from the imaginary axis are ignored because the frequency response is determined mainly by the poles close to the imaginary axis [25] inductor L 2 and double-series inductor L 1 & L 3 . According to the geometric evaluation of the Fourier transform from the pole-zero plot [25] , the effects of the poles p 1 and p 5 on the CS amplifier's frequency response are analyzed. For low frequencies, the length of the vector for the pole p 1 close to the imaginary axis is more sensitive to changes in frequency than that of the pole p 5 far from the imaginary axis. Hence, the frequency response is influenced mostly by the pole p 1 . Specifically, the length of that pole vector has a minimum at the position of f = Im [p 1 ], and a magnitude peak value (peak 1) of the frequency response can be estimated in the vicinity of that frequency [25] . As the frequency increases, the second magnitude peak value (peak 2) of the frequency response will appear at the position of f = Im [p 5 ], where the pole vector of p 5 reaches its minimum [25] . In order to gain deeper physical insight into the influences on frequency response from the poles p 1 and p 5 , the gain-frequency response of the amplifier is simulated with S-parameter simulation, as shown in Fig. 4 . The location of the peak-gain point can be reflected by the ones of the pole. By tuning the relative positions between p 1 and p 5 , the bandwidth of the CS amplifier with T-type network will be extended [25] , [30] - [32] . Next, the effects on frequency responses from the T-type network including the inductors L 1 , L 2 , and L 3 are further investigated.
The shunt-peaking inductor L 2 delays the current flow to the inductor itself branch. The result leads to more initial charging current to the load capacitor C L and reduces the rise time [27] - [29] , which can extend the 3-dB bandwidth. Fig. 5 shows the locus of p 1 and p 5 as L 2 increases from 20 to 100 pH, while Fig. 6 demonstrates the gain-frequency response of the CS amplifier with T-type network under various L 2 . As can be observed in Fig. 5 and Fig. 6 , the pole p 1 (p 2 ) moves away from the imaginary axis and shifts to lower frequencies. As a result, the first dominant pole p 1 (p 2 ) of the frequency response shifts to the lower frequencies, and the magnitude of ones also declined since the minimum value of pole vector for p 1 (p 2 ) is increased. However, the pole p 5 (p 6 ) moves toward the imaginary axis and slowly shifts to lower frequencies. This results the minimum value of pole vector for p 5 (p 6 ) is decreased, which enhances the magnitude of the frequency response at the second dominant pole. By tuning the shunt-peaking inductor L 2 , the first dominant pole, p 1 , is suppressed, while the second dominant pole, p 5 , is enhanced. Then, the CS amplifier can achieve a flat gain-frequency response over a broadband.
The series inductor L 1 is directly connected to the drain of the CS amplifier to isolate the load capacitor and the output capacitor of the CS amplifier. This resulting the initial current toward the rest of the network is delayed, so that the drain charge rise time is improved [27] , [28] . Here, the increase in delay time is used to trade up to the increase in bandwidth. Fig. 7 shows the locus of p 1 and p 5 as L 1 increases from 20 to 100 pH, while Fig. 8 demonstrates the gain-frequency response of the CS amplifier with T-type network under various L 1 . As L 1 increases, the second dominant pole p 5 (p 6 ) is more sensitive than the first ones, as indicated in Fig. 7 . The pole p 5 (p 6 ) moves quickly closer to the imaginary axis and shifts to lower frequencies. The pole p 1 (p 2 ) also moves toward the imaginary axis, but shifts to lower frequencies slowly. This results two peak-gains are boosted because their vector lengths are reduced, as demonstrated in Fig. 8 . The other series inductor L 3 is connected to the load capacitor of the CS amplifier to further isolate the load capacitor and the output capacitor of the CS amplifier. After the amplifier's drain voltage rises significantly for a period of time, the initial current begins to flow through L 3 to the load capacitor. Note that in order not to make the delay time too long and maintain a reasonable bandwidth extension at the same time, the inductance L 3 should not be too large. Fig. 9 shows the locus of p 1 and p 5 as L 3 increases from 10 to 50 pH, while Fig. 10 demonstrates the gain-frequency response of the CS amplifier under various L 3 . As illustrated in Fig. 9 , the locus of the second dominant pole p 5 (p 6 ) changes significantly as the inductance L 3 increases. The speed at which the pole p 5 (p 6 ) moves toward the imaginary axis is much larger than the speed at which the po le p 1 (p 2 ) moves away from the imaginary axis. As a result, the second peak-gain point is enhanced significantly while the first peak-gain point is restrained. In summary, the proposed T-type network has the following contributions to extend bandwidth of the amplifier. First, two dominant poles p 1 (p 2 ) & p 5 (p 6 ) are always on the left-half plane, which improves the stability of the amplifier. Second, the pole p 5 (p 6 ) always moves toward the imaginary axis, and the minimum value of pole vector for p 5 (p 6 ) is reduced, which enhances the magnitude of the frequency response at the second dominant pole. Third, the direction of movement of p 1 (p 2 ) can be controlled, which gets an additional degree of freedom to tune the overall gain-frequency response of the amplifier. Therefore, by designing the on-chip T-type network properly at mm-wave frequencies, a flat gain-frequency response can be achieved over a wide-bandwidth.
III. WIDEBAND AMPLIFER IMPLEMENTATION
A four-stage wideband amplifier using pole-tuning technique with T-type network has been designed in a 65-nm bulk CMOS process, as shown in Fig. 11 . In the design, the finger width of 1 µm and minimum gate length of 60 nm are chosen for all nMOS transistors to obtain the optimum tradeoff between the lowest ohmic-loss due to gate-resistance and the maximum attainable cut-off frequency f T of nMOS transistor. The first stage uses cascode topology to achieve high reverse isolation, while the other stages use common source structure to provide available gain and output power. The input stage adopts L-type matching network to provide wideband input matching and the last stage with shunt-peaking inductor works as a wideband output buffer [33] . The parasitic capacitances of the RF testing pads are considered in the design of the matching network. As can be seen in Fig. 11 , the pole-tuning technique with T-type network for intrastage bandwidth extension are implemented in the first three stages. As aforementioned, the T-type network has the same equivalent circuit model as the transformer. The T-type network should also be implemented through transformer. Thus, the transformer can serve as the function of a T-type network, and provide good interstage DC isolation. However, the transformer will cause large insertion loss at mm-wave frequencies due to its low-quality factor in CMOS process. As a result, the gain of the amplifier is seriously deteriorated. Instead, the T-type network is implemented using arc-shaped TLs with defected ground structure for a high-quality factor and a compact footprint. As illustrated in Fig. 12 , the main signal lines are realized by the sub top-metal M 8 with thickness of 3.3 µm while the ground plane is designed by the bottom metal M 1 with thickness of 0.22 µm. Fig. 13 shows the EM simulation results of the effective inductances and quality factors for the inductors L 1 , L 2 , and L 3 . L 1 (L 2 ) and L 3 are 55 pH and 32 pH, respectively, and the quality factors are above 15 at the operating frequency of 120 GHz. Note that the other two T-type networks can be achieved through fine-tuning the size parameters of the aforementioned structure. In order to reduce mm-wave signals coupling to the silicon substrate so as to cause the extra energy loss, all inductors and interconnections are realized with the top thick metal layers. In this work, the design parameters including all T-type network, inductors, testing pads, interconnections, vias and so on, are optimized using 3-D EM simulator High-Frequency Structure Simulator and circuit co-simulations. VOLUME 6, 2018
IV. EXPERIMENTAL RESULTS
The proposed wideband amplifier was fabricated using GLOBALFOUNDRIES 65-nm bulk CMOS technology. The nMOS transistor for low-power applications achieves a cutoff frequency f T around 200 GHz and a maximum oscillation frequency f MAX around 220 GHz, respectively. The thickness, dielectric constant and resistivity of the substrate are 737 µm, 11.9 and 1.5 · cm, respectively. Fig. 14 shows the die micrograph of the broadband CMOS amplifier. The whole chip occupies a silicon area of 0.27 mm 2 including all testing pads with a small core size of only 0.105 mm 2 . At a gate bias condition of 0.9-V (V bias ), the CMOS amplifier draws a total DC current of 45 mA from both 2-V (V DD1 ) and 1.2-V (V DD2 ) supply voltages, which leads to a power consumption of 62 mW. On-wafer measurements of S-parameters were performed from 110 to 170 GHz using Cascade Microtech Elite 300 probe station with Cascade 50-µm pitch ground-signalground (G-S-G) waveguide probes, Agilent N5247A PNA-X Microwave Network Analyzer, and two 110-170 GHz VDI's frequency extension modules. The system is calibrated using a short-open-load-thru (SOLT) probe-tip calibration technique on a Cascade Impedance Standard Substrate.
The simulated and measured S-parameters of the proposed CMOS amplifier are plotted in Fig. 15 . It can be seen that the amplifier exhibits a very flat gain response (|S 21 |) with a peak value of 9.5 dB at 122 GHz. The measured 3-dB gain bandwidth is from 110 GHz to 136 GHz. Note that the measured result indicates that the low corner frequency of the 3-dB gain bandwidth is below 110 GHz, which cannot be captured by measurement because of the limitation of our available testing facilities. Therefore, the 3-dB gain bandwidth of the CMOS amplifier is larger than 26 GHz. Ultra-wideband input matching and output matching are achieved. The measured input return loss (|S 11 |) is better than 10 dB from 111 GHz to beyond 145 GHz, while the measured output return loss (|S 22 |) is higher than 10 dB from 110 GHz to beyond 145 GHz. As illustrated in Fig. 16 (a) , the measured reverse isolation is better than 43 dB in the entire 3-dB bandwidth of the amplifier. Fig. 16 (b) presents the measured group delay, which is around 30 ps with a small variation of ±5 ps over the measured frequency band. According to the followed formulas Eq. (6) and (7), the stability factor K and delta calculated from the measured S-parameters are shown in Fig. 17 (a) and (b) , respectively. From 110 GHz to 145 GHz, the minimum K of the proposed amplifier is more than 20, and the is smaller than 1, which indicates that the CMOS amplifier is unconditional stable.
Compared with simulated results, the measured 3-dB bandwidth shifts down by ∼6 GHz and the measured gain degrades by ∼ 3 dB. The discrepancies between measured results and simulated results are mainly due to the existence of the randomized dummy metallization, which is added to pass design rule check (DRC) by the foundry during fabrication. These dummy metallization introduced additional parasitic capacitance, which deteriorated the real value and Q factor of passive components, including the inductors, capacitors, transmission lines, and so on. In addition, the limited accuracy of the active device's model operating at D-band that foundry provided is also a probable reason.
The power-handling capability P 1dB is not measured at D-band due to power limitation of our available testing facilities. The large-signal characterization and P 1dB were simulated at 125 GHz for the CMOS amplifier, as illustrated in Fig. 18 . The proposed amplifier achieves a saturation output power of 8.6 dBm with 11.5% PAE, while the output P 1dB is 4.6 dBm. Table I amplifiers operating over 100 GHz, the proposed amplifier exhibits competitive performance of bandwidth and FBW, as well as PAE.
V. CONCLUSION
A pole-tuning technique with T-type Network has been proposed and successfully applied to the implementation of a D-band amplifier in 65-nm CMOS bulk technology. By exploiting the proposed technique in interstage of amplifiers, the transfer function of each stage exhibits two dominant poles, achieving a flat gain-frequency response over an ultrawide bandwidth. The amplifier exhibits a peak gain of 9.5 dB, and a 3-dB bandwidth of more than 26 GHz with low power consumption of 62 mW. At 125 GHz, the saturation output power is 8.6 dBm with peak PAE 11.5%, while the output P 1dB is 4.6 dBm. The proposed intrastage bandwidth extension technique is expected to be a useful method for wideband amplifier designs, particularly for operating frequency over 100 GHz. 
